

SERVICE MANUA SHARP

CODE:00ZPCE500SM/E



MODEL PC-E500

1 Product outline

The PC-E500 employs the large display (40 digits x 4 lines) and 32KB memory (standard).

2. Specifications

Model name

: PC-E500

Display

: 40 digits x 4 lines (5 x 7 dot matrix liquid crys-

tal display)

Calculation digit

: Single accuracy calculation; 10 digits (Mantis-

sa) + 2 digits (Exponent)

Double accuracy calculation; 20 digits (Man-

tissa) + 2 digits (Exponent)

In CAL, MATRIX, or STAT mode, calculation

is performed in single accuracy.

Calculation system

: In the sequence of formula. (Priority judge-

ment function)

Program language

: BASIC

CPU .

: CMOS 8 bit CPU

System ROM

: 128 K Byte

Memory capacity

: System area about 3.8 K Byte Fixed variable (A - Z) area 312 Byte

Program data area 28600 Byte

Stack

: Total 145 Byte

Subroutine; 4 Byte for one stage FOR-NEXT; 21 Byte for one stage

Basic calculation functions

: Basic calculations;

Addition, subtraction, multiplication, division

Functional calculation;

Trigonometric function, reverse trigonometric function, hyperbolic function, reverse hyperbolic function, logarithm, exponent, angle conversion, power, power root, coordinate conversion, extraction of the square root, integration, absolute value, code function, pi,

etc.

Edit function

: Cursor shift, right/left (◄, ►)

Insertion (INS) Delete (DEL, BS) Line up, down (↑, ↓)

Serial I/O machine

Communication system

: Start-stop synchronous (asynchronous) sys-

tem, half duplex/total duplex mode

Communication

: 300, 600, 1200, 2400, 4800, 9600bps (bit per second)

speed

: Even number, odd number, none

Parity bit

: 7, 8 bit

Word length

Stop bit

: 1, 2 bit

Connector

: 15-pin connector (for connection with external

devices)

Output signal level

: C-MOS level (4 - 6V)

Interface signal

: Input RD, CS, CD Output SD, RS, RR, ER

Others SG, FG, VC

Memory protection

: Battery backup (Backups the program and

data when the power is turned off.)

Operating

: 0 ~ 40°C

temperature

: DC 6V (R03 x 4)

Power source

Battery operating time

: About 70 hours of continuous operation

(Under the operating temperature of 20°C, 10 minutes of calculation or program execution and 50 minutes of display for every hour). · There may be some variation depending on

the operating environment and using conditions.

Power consumption : 0.07W

External dimension

: 200mm (W) x 100mm (D) x 14mm (H)

Weight

: 250g (Including the battery)

Accessories

: Hard cover, R03 battery x 4, Instruction


Manual

This document has been published to be used for after sales The contents are subject to change without notice.


SHARP CORPORATION



3. System configuration




4. PC-E500 system block diagram





5. Memory map



6. LSI description

CPU (SC62015) terminal signal description

Terminal No.	Signal name	Input/Output	Signal description
1	X1	Output	Ceramic oscillation output
2	X2	Input	Ceramic oscillation input
3	хз	Output	CR oscillation output
4	X4	Input	CR oscillation input
5	VDD	Output	Display power (converter) control output
6	vcc	Power	power input terminal
7	RESET	Input	Reset input. Reset at high level.
8	GND	Power	⊖power input terminal
9	TEST \	Input	Test input
10	CI	Input	Cassette signal input terminal
11	co	Output	Cassette signal output terminal
12	ON	Input	ON key input terminal. Normally pulled down to low level.
13	WR	Output	Write clock. Normally high level.
14	MRQ		(Not used.)
15	K10	Input	} Key input terminal
≀	1	1	
22	K17	Input	
23	DIO0	1/0	Data bus
20	1	Ł	
30	DIO7	1/0	Į .
31	AO	Output	Address bus
₹.	2	1	
49	A18	Output	
50	VDISP	_	Not used.)
51	VA	_ `	
52	φD	Output	Clock output terminal for display chip
53	KO15	Output	SIO PRQ (Not used.)
54	KO14	Output	SIO ER, High level with OPEN command.
55	KO13	Output	SIO RR (Reception in the main body side allowed)
56	KO12	Output	SIO RS (Send request in the main body side)
57	KO11	Output	Key strobe signal
57 58	KO10	Output	
56 59	IRQ	Input	Low battery detection input terminal



Terminal No.	Signal name	Input/Output	Signal desc	pription
60 ⁻ 61	φOUT CE7	-	(Not used.)	
62	CE6	Output	ROM card chip select signal (active high)	10000 ~ 1FFFF
63	CE5	Output	Chip select signal for display chip (Active high)	00000 - 03FFF, 08000 - 0BFFF
64	CE4	-		
65	CE3	_	Not used.)	
66	CE2	Output	Internal ROM chip enable signal	C0000 ~ FFFFF
67	CE1	Output	RAM card chip enable signal	40000 ~ 7FFFF
68	CEO	Output	Internal RAM chip enable signal	80000 - BFFFF
69	φA	_	1	
70	DIS	_	Not used.)	
71	HA	-	(1401 0360.)	*1
72	RD	_	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
73	KO9	Output	Key strobe signal	
2	ı	1		
82	KO0	Output	<u> </u>	
83	RXD	Input	SIO RD (Receive data)	
84	TXD	Output	SIO SD (Send data)	
85	E15	Input		•
86	E14	Input	CE-140F data input terminal	
87	E13	Input		
88	E12	Input)	
89	E11	Output	11 pin DIN	P-ch open output
90	E10	Output	11 pin DOUT	P-ch open output
91	E9	Output	11 pin IO2	P-ch open output
92	E8	Output	11 pin IO1	P-ch open output
- 93	E7	Input	11 pin ACK	5
94	E6	Output	11 pin BUSY	P-ch open output
95	E5	-	(Not used.)	
96	E4	Output	Display power (converter) control signal	
97	E3	Output	Low battery voltage control signal	
98	E2	Input	SIO CS (Opponent side send enable)	
9 9	E1	Input	SIO CD (Opponent side send request)	
100	E0	Input	SIO PAK (Not used.)	

7. Low battery detection circuit

The PC-E500 is equipped with the low battery detection circuit. The operations of the circuit are described below. (Part location numbers may differ from those in the actual circuit diagram.)

When input voltage VIN exceeds the detection voltage VD, the output of the voltage detection IC [LBIC(MN1280)] is driven from Low to High. When VIN falls under VD, the output is driven from High to Low.


The LBIC (MN1280) detects both the CAU level and the STOP level by dividing the voltage applied to the input terminal (2 pin) with R1 and R2 and by turning on/off R2 with CAU signal of GA.

When the power voltage falls under the CAU level, as shown in Fig. 3, the BATT symbol lights up. When the power voltage falls further under the STOP level, the symbol goes off.

For CAU level detection, the CPU E3 it turned on (low level) and the CPU IRQ terminal state is observed. (If the IRQ is at Low level, the symbol lights up.)

When the CAU level is detected, the CPU E3 terminal is turned off (high impedance). (When the CPU E3 terminal is turned off, resistor division is not performed and the voltage at LBIC 2 pin increases, driving the output from Low to High.) The CPU IRQ terminal state is checked again to detect the STOP level

After the STOP level is detected, the ON key and the RESET key become ineffective.



Low battery detection circuit check

CAU level VCC – GND: 4.2V to 4.6V

STOP level VCC – GND: 3.8V to 4.2V



8. Current consumption check.


Power source: DC +5.0V is supplied to 11-pin connector No.2 pin

(VCC) and 0V to No.3 pin (GND).

Current: ON (BASIC mode ">" is displayed); 3.24mA or less


OFF (Power off); 64µA or less

LSI circuit		SPEC (Max.)		Actual use (Max.)	
SC62015B01 (CPU)	RUN During display	f=2304KHz	4.2mA 220µA 3µA	↓ ↓	
LH5320x1 (2Mb ROM)	RUN HLT	tac=120ns	70mA 15µA	f=306KHz 4.59mA ←	
HM62256LFP-12SLT (32KB RAM)	RUN HLT	tac=120ns	70mA 100μA	f=153kHz, 1.29m/ ←	
HD61203		f=600kHz	1.0mA	←	
HD61202 (x2)	During access during display HLT		500μΑ 100μΑ 15μΑ	↓	
MN1280Q (Low battery	letection IC)		30µA	←	
DC-DC converter (input)			1.2mA	(-	
VDD			1.0mA	←	




9. Note for servicing


9-1. Battery holding cushion attachment



9-2. Battery holding cushion attachment




9-3. Battery replacement label attachment




· Must be free from tilt.

9-4. Shield tape attachment



Note: When attaching to the boss section, attach neatly along the boss.



Attachment procedure

Shield tape A

- Remove the separation paper in side B, and bend section C and D as shown below.
- 2) Fit the A side with the reference, and paste the B side.
- 3) Remove the separation paper, and attach the tape.



- 4) Attach the three boss sections. (Fit the boss holes with the shield tape holes.)
- 5) Attach the tape so that there is no slack.

Shield tape B

- 1) Bend E section. (Similar to C section.)
- 2) Fit with the reference and attach so that a1 and a2 are even.
- 3) Attach the boss section. (Fit the boss hole and the shield tape hole.)
- 4) Attach the tape so that there is no slack.

9-5. Main PWB replacement procedure

- ① Press the OFF key. (If a RAM card is installed, remove it.)
- 2 Switch the select switch from A to B.
- 3 Replace all the four batteries with new ones.




⑤ Switch the select switch from B to A. (Install the RAM card.)



A⊟BB




9-6. Memory backup battery cover attachment




- A Hang the battery on the larger pawl.
- B Push the battery to hang on the smaller pawl.
- © Hang the battery cover pawl on the cabinet, and push it to attach.
- tighten the screw to fix.

9-7. Memory backup battery replacement

When replacing the memory backup battery, be sure to install four batteries (R03 \times 4). (Use unexhausted ones.)




9-8. Terminal caution label attachment




* Paste the label correctly in position.

9-9. Battery insulation sheet attachment




Attach the insulation sheet to the center so that dimensions A (4 positions) are all the same.

9-10. Battery replacement label B attachment




Must be free from tilt.

9-11. Insulation spacer attachment



- 1) Solder the battery terminal ⊕.
- Take the insulation spacer with tweezers and insert under the battery terminal from side
 (Note that the paste side is the battery terminal side.)

9-12. Insulation sheet attachment




 Attach the insulation sheet so that it does not cover the spring by minimizing dimension A and maximizing dimension B.



10. Check software for servicing

- · Check item
 - (1) Liquid crystal visual check (alternate display)
 - (2) Mask ROM verify check
 - (3) Built-in RAM read/write check
 - (4) 11 pin I/O check ·
 - (5) 15 pin I/O check
 - (6) RAM card read/write check
- Required tools
 Jig UKOGC3020CSZZ: Used for (4) and (5).
- Outline of using method
 Before inputting a check software, clear the RAM completely.
 When check (6) is executed, the RAM card content is deleted.
 Save programs and data before check, if necessary.



Note: To end a check, press the BRK[ON] key.

Details of each check

MENU screen


(1) DISP (display) check

MENU screen


Alternate display All symbols light up.

Alternate reversion all symbols go off.

(2) Mask ROM check




(3) Built-in RAM check







(4) 11 pin check



(5) 15 pin check




 The error code in 11 pin check or 15 pin check means as follows:




• For details of error, see "Error code description".

(6) RAM card check



· RAM card address map



 Addresses are checked from higher one to lower one, and the error address found first is displayed. (Example) in 11 pin check error:

Error code: 1 13 01 Error value (Erroneous output data) Normal value (Normal output data) L Check No.

See the 11pin check code table.

	(Output port)						(it					
NO	BUSY Din Dout 102 101					ACK	Din	Dout	102	101	Normal data	
0	0	0 0 0 0 1			1	1	0	0	1	1	13	

The above table shows that input port signal "10011" is normal when output port signal is "000001." ("10011" is a binary number which is converted into "13" in hexadecimal number system.)

When 11 pin check error code is "1 13 01," it shows that input port signal is erroneously "01 (00001)" though it should be "13 (10011)."

That is, data at ACK and IO2 are erroneous.

• 11 pin check code table

			utput p	ort)			(lı				
NO.	BUSY	Din	Dout	102	101	ACK	Din	Dout	102	101	Normal data
0	0	0	0	0	0	0	0	0	0	0	00
1	0	0	0	0	1	1	0	0	1	1	13
2	0	0	0	1	0	1	0	0	1	1	13
3	0	0	0	1	1	1	0	0	1	1	13
4	0	0	1	0	0	1	1	1	0	0	1C
5	0	0	1	0	1	1	1	1	1	1	1F
6	0	0	1	1	0	1	1	1	1	1	1F
7	0	0	1	1	1	1	1	1	1	1	1F
8	0	1	0 •	0	0	1	1	1	0	0	1C
9	0	1	0	٥	1	1	1	1	1	1	1F
Α	0	1	0	1	0	1	1	1	1	1	1F
В	0	1	0	1	1	1	1	1	1	1	1F
C	0	1	1	0	0	1	1	1	0	~0	1C
D	0	1	1	0	1	1	1	1	1	1	1F
Ε	0	1	1	1	0	1	1	1	1	1	1F
F.	0	1	1-	1	- 1	1	1	1	1	1	1F
10	1	0	0	0	0	1	0	0	0	0	10
11	1	0	0	0	1	-1	0	0	1	1	. 13
12	1	0	0	. 1	0	1	0	0	1	1	13
13	1	0	0	1	1	1	0	0	1	1	13
14	1	0	1	0	0	1	1	1	0	0	1C
15	1	0	1	0	1	1	1	1	1	1	1F
16	1	0	1	1	0	1	1	1	1	1	1F
17	1	0	1	1	1	1	1	1	1	1	1F
18	_1	1	0	0	0	1	1	1	0	0	1C
19	1	1	0	0	1	1	1	1	1	1	1F
1A	1	1	0	1	0	1	1 -	1	1	1	1F
1B	1	1	0	1	1	1	1	1	1	1	1F
1C	1	1	1	0	0	1	1	1	0	0	10
1D	.1	1	1	0.	1	1	1	1	1	1	1F
1E	1	1	1	1	0	1	1	1	1	1	1F
1F	1	1	1	1	1	1	1	1	1	1	1F

· 15 pin check code table

		(Outpo	ıt port))	(1)	iput po	ort)_	
NO.	PRQ	ER	RR	RS	CS	CD	PAK	Nomal data
0	0	0	0	0	0	0	0	00
1	0	0	0	1	1	0	0	04
2	0	0	1	0	0	1	0	02
3	0	0	1	1	1	1	0	06
4	0	1	0	0	0	0	1	01
5	0	1	٥	1	1	0	1	05
6	0	1	1	0	0	1	1	03
7	0	1	1	1	1	1	1	07
8	1	0	0	0	0	0	1	01
9	1	0	0	1	1	0	1	. 05
A	1	0	1	0	0	1	1	03
В	1	0	1	1	1	7-	1	07
С	1	1	0	0	0	0	1	01
D	1	1.	. 0	1	1	0	1	05
E	1	1	1	0	0	1	1	03
F	1	1	1	1	1	1	1	07

Check software

..nf "ERROR 1N %H";HEX\$ PEEK &65+RIGHT\$ ("0"+HE X\$ PEEK &64,2)+HEX\$ PEEK &63 1020:60T0 *I 1030:*K;P*** .022 230%E0,%04,%67,%32 232,%E0,%04,%67,%32 0.804,%49,%01,%60,% 01,%14,%02,%49,%01, %32,%C7,%65,%50,%18 .-. 00 POKE M+840,801,832, \$40,866,89F,807 1000:1F PEEK &66≈0BEEP 3 :PRINT "OK!!":50TO 1090:RETURN 1060:RE1 1070:*I 1080:IF 1950:PC 800:POKE &F7,&BC 810:FOR I=1T0 100:NEXT 820:F8=PEEK &F8 830:IF (F8 AND 4)=4THEN 840ELSE PRINT "RD L OW "::GOTO *F *F. &F8:F9=PEEN EEK &FB *:POKE &FB:&8F:POKE &F 850:BEEP 3:PRINT "OK!!" 860:GOTO *I 870:*Q:DATA 0,4,2,6,1,5, 3,7,1,5,3,7,1,5,3,7 880:*P:POKE &FB,FB:POKE F (F8 AND 32)THEN P INT "RD HIGH ";:60T 770:F0R I=170 100:NEXT 780:F8=PEEK &F8 790:IF (F8 AND 30)Tucu 7 PRINT "CARD INKEY\$ <>""THEN 1:PRINT BEEP 900:6010 *1 910:*6:CLS: CHECK" 920:IF INKEY

760:POKE &F Œ $\pm \sim$ AND &80)/8+(G 6 F0)/16

510:NET 520:IF Z=1THEN *Z 530:Z=1:POKE &F3:D OR 64 540:GOTO *Y 550:K=PEEK &FD:POKE &FD, ((L AND &8F)+80):M=P EEK &F 570:IF (M AND 2)THEN *S IF JC>K THEN PRINT HEX (I):HEX (J):G0T0 *M

*B\$=""BEEP 1:PRINT" ROW ERROR!": 60TO *

290:IF B4<"2"PRINT "JAPA N ";:GOTO 310 500:PRINT "EX ";MID* (B 510:PRINT "Ver.";MID* (B *;2;1);"(LH5320X";RI GHT* (B*;1);")":BEEP 3:PRINT "ROM CHECK 28. 280: IF

10:ARUN 20:15 PEEK &BFD1A+PEEK & BFD1B*&100+PEEK &BFD1 C*&10000<>&BFC00 THEN 30:POKE &BFE03;&10:&FD;&
0B;&00;&05;&00:CALL &
FFFD8
40:*A:CLS :PRINT *<MENU>
50:PRINT "1:DISP 2:ROM

JA: J. *I. \$20:5010, %0 \$30:5010 *I. \$30:4.1:POKE N: &0.0.800; &0.

50:PRINI "1:D15P Z:RUN 5:RAN 6:PRINT "4:11PIN 5:15PI N 6:CARB 70:A=VAL INKEV* 80:IF ACINK ACHTHEN 70 90:ON A GOSUB *B,*C,*D,* E,*F,*G 100:GOTO *A 110:*B:B=%BFC97:S=PEEK B :T=PEEK (B+1):U=PEEK (B+2):V=PEEK (B+3) 120:A***S5AA**C=255:GOSUB *H:GOSUB *I 130:A***ACOSUB *I 140:POKE B,S,T,U,V 150:RETURN 160:*H:POKE B,C,C,C,C 170:CLS-*FOR_I=1TO_4:GCU PSOR (0,1*8-1):FOR J =010 119:GPRINT A*;

*:068

,19,19,28,31,31,31,2 8,31,31,31,28,31,31,

.c. 850,0,890,8B,0, 5,8B 8BEEA0:GOSUB *K:CA

%DC; 370:M=š

380:

0R !!" 640:POKE &F3,D.E:POKE &F

630: *M: BEEP 1: PRINT

190:*C:CLS :PRINT "ROM C HECK (WAIT 6 SEC)" 200:M=&BEEE0:GOSUB *J:CA

PEEK &66=0BEEP 3: INT "OK!!":60T0 *I IP I:PRINT "ERROR! IN &H";HEX* PEEK & JRIGHT* ("0"+HEX* PRINT "11PIN ORE *L EK &F3:E=PEEK 420:RESTORE 430:D=PEEK 390: BEEP 1 6 - IN & 6 - IN & 7 - PEEK & 400: GO 4

440:POKE %F3,D AND %BF 450:**Y:FOR I=010 15 460:POKE %F4,I 470:F=PEEK %F5:G=PEEK %F

:IF SIO1=SIO2 THEN 73 0 ELSE PRINT HEX (I) 3HEX (SIO1);HEX (SIO 2):GGTO *0 720:1F 0 E

B 6:64KB 950:*R:04*=INKEY*:IF 0*
'1.0R 0**'6'THEN *R 960:POKE 0.50,0,0,4,255,2 ^VAL 0**4-1,4 970:M=0.8EE00:GOSUB *K 980:PRINT "CORD RAM";STR # (2^VAL 0*)'KB ";


B 3: 940:PRINT


59: N. 100. 1. 669: N. 100. 1. 669: N. 100. 1. 679: F: CLS : RESTORE *0: P. RINT '15PIN CHECK '; 679: FI=670 15 689: FOR I=670 15 699: POKE &FI; FI+16*I 709: RE4D SIOI

210:B*=":04*=HEX* PEEK (M-1)+HEX* PEEK (M-2) 220:IF A*="507E"LET B*="


-10-


- 9 -






13. Parts signals arrangement








-13-




13-2. Key side



1 m Luidec				DESCRIPTION	
Exteriors	PRICE	NEW MARK	PART		二
O. PARTS CODE		N	D	Hard case	
- I DIONECZZ	AG	N	D	Top cabinet Connector lid (for 15pin connector)	
	AL		D	Connector lid (for 13pin connector	
	AB	N	0	Acryl filter	
	AD	N	C	Display mask	
	AC	N	B	Key rubber B	
	AK	1 N	В	Key rubber A	{
	AM	+- "	+ E	PWB unit	
	ВХ		+- <u>=</u> -	LCD unit	
8 CPWBN107 9 DUNT-1343ECZZ	AY	N	1- c	Soraw (2×4.5)	
9 DUNI 13 TO GCZZ	AA		1- c	PWB card connector	
9 DUN1 1 1 0 9 C C Z Z 10 L X - B Z 1 1 0 9 C C Z Z 11 P G UM S 1 5 4 9 C C Z Z	AE		+ 5	Battery lid	
11 PGUMS 1 3 4 2 5 C Z Z 12 GFTAB 1 0 1 5 E C Z Z	AB	N	+ c	Chiefe tane A	
12 GFTAB 10 1 3 E C 0 1	AD	N	1 č	Bettery terminal ®	
12 GF AB D 3 8 E C 0 1 13 P T P E H 1 0 3 8 E C 0 7 7	AB	N	1-6	Dettery terminal	
	AC	N		Clide switch (emilia)	
14 QTANZ 1 0 2 1 E C Z Z 15 QTANZ 1 0 2 1 E C Z Z	AA		Ç		
		N	☐ ç		
		N	☐ Ç		
		5			
			1		
				C Screw C Fixing plate for card	
				C Caution laber	
			•	D Card lid	
		A		C Screw	
		A	N	C Cushion C Insulation sheet for battery	
1	-		N	C Insulation sheet 16: 5233	
		·		D Battery cover	
		D	N	C Screw	
		\	··	C Slide switch knob	
		B	N	Pottery replacement labor.	
		A C	N		CSDI
31 PCUS S 1 0 1 0 E C	2 2	AA		C Cushion D Battery replacement label B (Attach to the top	
		AC	N	C Nut	
		AA			
35 TLABH 1 2 0 0 C C					
		[

PWB unit		NEW	PART	DESCRIPTION
TO CODE	PRICE	MARK	RANK	LCD unit
10. PARIS CODE	77 AY	N		Card cover spring (for 15pin connector)
1 DUNT - 1 3 4 3 E C	77 AB	<u> </u>	- C	Connector spring (101 10pm
		1	H B	T Rubber connector
2 M SP R C 1 2 7 7 C C	7Z AB	N	1-E	1-4
3 MSPRC 127 4 PGUMS 1 0 2 7 E	CZZ AA	N	1-6-	Spacer for 11pm connector
			1-6	tegulation sheet
		N	1-6	Connector (110III)
7 PZETIL 1 0 5 0 E	CIA AG		+ 는	Connector (150III)
7 PZETICTOS 8 QCNCW1001E	CIFAM	<u> </u>		Dettery terminal (1)
		N	Ç	Battery terminal 🖯
		N	TC	Power terminal
			C	Power terminal Terminal for memory back up battery Terminal for memory back up battery
2 QTANZ 14/00		N	C	Terminal for memory back up battery ⊖ Terminal for memory back up battery ⊖
1	, U &		C	
	, U &		- c	
			C	
			В	
			В	Converter transformer
			E	Variable resistor (20KQ)
			E	Variable resistus (250F) Capacitor (50WV 150PF)
		A		Capacitor (50WV 47PF) Capacitor (50WV 47PF)
		A		Capacitor (SUMY 3.3 uF)
		B	V	C Capacitor (25WV 3.3µF) C Capacitor (25WV 4.700PF)
				C Capacitor (50WV 4700PF) C Capacitor (50WV 4700PF)
		10		B Diode (DAN202K)
	2 K/-1	B		7 Zener diode (HZ9C1)
	///	A B	N	6 LIC (H061202)
26 VHEHZ9C12 27 VH i HD 6 1 2	0.2/-1	7	14	5 VIC (HD61203)
27 VH 1 HD 6 1 2	0.3/-1	AX	N	B UC (I H5320XH)
	0 X H - 1	AY	<u>~</u>	5 TIC (MN12800)
29 VHIMN 1 2 8	00/-1	AE		B 1C (SC62015B01)
30 VH MN 1 2 8 31 VH 1 \$ C 6 2 0	15 B O 1	BA	N	D IC (TCAS66F)
31 VHISC 6 20	=======================================	AC	N	S LIC (TC4S81F1PR)
31 VH 1 TC 4 S 6	1 F T P.R	AC	N	2 UC (TC7S04F (PR)
32 VH 1 1 C 4 S 8	ACTOR	A C		
		ВВ	N	
35 VH i 6 2 5 6 I 36 VRS TP2 I	. r ı ^ 	AA	3_	C Resistor (1/8W 100KD ±5%) C Resistor (1/8W 100KD ±5%)







2 PWB unit

		DDICE	215141	DART	
NO.	PARTS CODE	PRICE	NEW	PART	DESCRIPTION
		RANK	MARK		
	VRS-TP2BD184J	AA	<u> </u>	С	Resistor (1/8W 180KΩ ±5%)
	VRS-TP2BD243J	AA		С	Resistor (1/8W 24KΩ ±5%)
	VRS-TP2BD392G	AA	N	С	Resistor (1/8W 3.9KΩ ±2%)
41	VRS-TP2BD393G	AA		С	Resistor (1/8W 39K Ω ±2%)
42	VRS-TP2BD4R7J	AA		С	Resistor (1/8W 4.7Ω ±5%)
43	VRS-TP2BD472J	AA		C	Resistor (1/8W 4.7KQ ±5%)
44	VRS-TP2BD563J	AA		C	Resistor (1/8W 56KΩ ±5%)
45	VRS-TP2BD681J	AA		C	Resistor (1/8W 680Ω ±5%)
46	VRS-TP2BD822J	AA		C	Resistor (1/8W 8.2KΩ ±5%)
47	VSDTA114YK/-1	AC		В	Transistor (DTA114YK)
48	VSDTA144EK/-1	AC		В	Transistor (DTA144EK)
49	VSDTC144EK/-1	A C		В	Transistor (DTC144EK)
	V S 2 S C 2 4 1 2 K / - 1	AB		В	Transistor (2SC2412K)
51	V S 2 S C 2 4 1 2 K S - 1	AB	T	В	Transistor (2SC2412KS)
	(Unit)				114131414 (2002-12110)
901	CPWBN1079EC02	ВХ	N	E	PWB unit
]	 			
		 			
		ļ			
	<u> </u>	<u> </u>	L		

3 Packing material & Accessories

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
	SPAKC0463ECZZ	AK	N	D	Packing case
	SPAKA0381ECZZ	ΑE	N	D	Packing cushion for set
	SSAKA0006UCZZ	AA		D	Vinyl bag (50×60)
	SSAKA5003CCZZ	AA		D	Vinyl bag (140×260mm)
5	TINSG1188ECZZ	AT	N	D	Instruction book (for Germany)
	TiNSE1189ECZZ	ΑZ	N	D	Instruction book (E,G,F) (except for Germany)
-					
-					

POCKET COMPUTER: PC-E500E etc.

Date: Jun. 25, 1996

No.: P-118

Technical Report

N 189817

CHANGE OF THE MASK ROM

1. Model name:

PC-E500E/E500GE/E500NE

2. General:

The prouction of the mask ROMs for the above pocket computers has been discontinued and the substitutes will be used.

The production of all the above models is now discontinued, and this change is for the service parts only.

3. Parts change:

Ref Model	\/	D(O N-	Current parts		New parts		Dorto nomo		Inter-	Note
name	Version IP/G No. I		Parts code		arts code	Price rank	ranshame	time	ability	Note
PC-E500E PC-E500GE PC-E500NE	All	2 - 29	VHILH532AY8-1	VHIL	.H532QMK-1	AW	MASK ROM	Feb. '96	1	
<interchange< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></interchange<>	>									
1. Interchange	able.				4. Not interchangeable.					
2. Current typ		Interchangeable if replaced with same types of related parts in use.								
3. Current typ New type	be used sed in plac	in place of new type. se of current type.		6. Others.						
	PC-E500E PC-E500GE PC-E500NE Interchange Current typ New type	PC-E500E PC-E500NE All PC-E500NE								

Parts marked with "\(\tilde{\Lambda}\)" is important for maintaining the safety of the set.

Be sure to replace these parts with specified ones for maintaining the safety and performance of the set.